# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(IT) BEEFHA (IP)

### m公開特許公報 (A)

(1)() 中界出版公司 自身

特開平8-125066 (())公KB ##(\*\*()996) 5A17B

(\$1) lat (1, \*

互制记号 作内复复备号

ΕI

双的名名亚历

NOIL 13/12

23/21

A 6921-4E

HOIL 23/12

審査技术 永森北 非求保の担4 FD (全7度)

(11) 出血多年

###6-284536

(11) 比集日

平成6年(1994)10月26日

(71)出版人 000002897

大名本即列降发金社

医双征感情区标名比较时一丁目 1 8 1 号

(77) 克明卓 八米 岩

复宗总新度区示省此复约一丁日 1 卷 1 号

大日本即制裁式会社內

(71)兄弟者 京田 道章

京京都新建区市8年1月一丁8181号


大日本印刷的联会世内


(14)代献人 分產士 小四 按美

(54) 【見明の名称】推算対止型率基本基金とそれに用いられるリードフレーム。及び推算対止型率基本基準の製造方法

#### (57) (里的)

【目的】 芝なる智な対止型半端体を使の本点な化。本 収配化が求められている中、本端体を並パッケージッイ ズにおけるテップの占有にを上げ、半線体を置の小型化 に対応させ、供料に従来のTSOP等の小型パッケージ に開発であった芝なる多ピン化を実装した複数が止型中 部体部盤を提供する。





(以アガスの人区)

。 (按求集1) 生果化果子の富于例の正に 生品化量学 の菓子と見気的には終するための内閣は子社と、主義化 女子の女子町の正へ正文してた然へと向くたま回算への 住民のための外部電子部と、心記内部電子製と力量電子 越とを連絡する状況リード応とモーはとしたリード無も 在女母。地球は早初層を介して、出せしてなけており。 ・ 且つ、 回移基本等への大名のための4 田からなる方式会 様を利記は盆のをリードの外針は子郎に正なさせ、少な ・くとも前記年田からなら方式を係め一位に半点ピよりが、10、方面被子は底に半田からならが都急権を付款する工作。 銀に貫出させて以けていることを共応とても批准日本章 丰富在22.

【建太保2) ・ は本保1において、 半番弁果子の以子は 年級は上午の双子匠の一片の辺の以中心以前上にそって 配置されており、リードがは江口のは千を成むように対 用し刃足一対の辺にないなけられていることを気度とす 多田林村工艺丰强在贫困。

(経球項3) 本名は至子のロチと電気的にひまするた のの内部双子部と、カ部区別と見及するための方針双子 部と、収記内は電子部と外数電子配とも運転する作品リー10 一ド部とを一体とし、33万名な子針を、12式リード型を 介して、リードフレーム部から区交する一方向側に交出 をせ、 対向し先は部周士で進む都を介しては見する一対 7内野菜子包を双豆なけており、且つ、 されを足子足の 今朝で、 ほれリード思と並なし、一年として全年を立作 rる外に包を取けていることをMをとするリードフレー

【森求項 4】 。 本进作集子の第子数の節に、本選集集子 1 菓子と名気的に基緒するための内閣は子群と、本語は 子の祖子街の面へ星交してお祭へと向くお記包祭への 10 成のための外包以下部と、爪尼内部は子製と力を属于 とも基格するは乗り一ド節とモー体とした存在のリー 鮮とモ、心臓性単れ尽も介して、医療して及けてお . 旦つ。回路高低年への実尽のための半田からなられ 竜艦を収記な気のもリードの力量は子馬に連絡をせ、 なくとも内定年田からなるの意名様の一郎は智慧部と 外部に裏出させて及けている複雑計止型半端を基合の **急方益であって、少なくとも、(人)エッテング加工** で、単帯体数子の電子と写真的に容易するための内部 予部と、外部部語と住民するための方を菓子をと、R は テから多ピン化に対しても種おが見えてきた。 1 節組子部とガ 祭経子師とも登録する技术リード的と - 体とし。双外製造子数を、び及り一ド配を介して、 - ドフレーム面からは欠する一方内のに戻出させ、オ - 元級部院士で連絡部モガしては以てる一対の内閣は 5を故反応けており、且つ、それ意思子をのれまて、 3リード群と連絡し、一年として全年モネカするカカ 及けているリードフレームも作むする工法。 (B) (リードフレームの外似粒子が例でない色(食品)に :神を設け、打ちはき食型により、丸肉する内質電子

けられた地景化でも用をはず、リートフレームのけらり かれた武分が平岩はダテの第三部にくらようにして、丸 記録者はもかして、ツートフレーム全点を正名は出るへ 反似する工程。(C)リードフレームの5万尺を含む不 夏の駅分を打ちばきま型によりの飲料品でも工程。 (D) 平高化量子の電子部と、切断を力で、その以来子 へ厚引された内包は子供の先は此ともワイナボンディン グしたほに、形理によりた区共子製匠のみそれ区に自出 マヴァキはも11年より工化。 (E) むおとれになかした とも含むことも特色とする原理料比をおよりは色のなる

(見勢の耳縁な反映)

[0001]

万亿.

【産業上の利用分針】本民味は、半点など子をなどでも 御舞封正型の中点在家庭(ブラステックパッケージ)に 終し、共に、女は老庶を向上させ、立つ、多ピン化に対 応できる本名の基準とその料理方法に成てる。

100021

【従来のほ派】近年、年課は民意は、不具様化、小型化 技術の選歩と電子機関の条件的化と程序を小化の傾向 (時間) から、LSIのASICに代表でれるように、 ますます本集化化、本種技化になってきている。これに 尽い。リードフレーム モ無いた灯止気の半さなまごう ステックパッケージにおいても、その無兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat ゅうて ヤ A E e) のような音節実は型のパッケージモ 権で、TSOP (Tin Small Outline Package) のは見による可型化モ王はとしたパ ッケージの小型化へ、さらにはパッケージ内側の3次元 化によるテップで的効果肉上を含めとしたLOC(Le ad On Chip) の鉄道へと弦楽してせた。しか し、御蘇封止型単級体制度パッケージには、本集性化、 五番島化とともに、女に一度のタビン化、神会化、小型 化が求めらており、上記収集のパッケージにおいてもチ ップ九県部分のリードの引きほしがあるため、パッテー ジの小型化に維界が見えてきた。また、TSOP8の小 型パッケージにおいては、リードの引き回し、ピンピッ

(00001

【見明が解放しようとする意思】上記のように、 気なる 推荐対止数年退失業務の高泉技化、存後以化が求められ ており、駅間対止空中級は営星パッケージの一層の多ピ ン化、厚製化、小型化が出められている。ま見味は、こ のような状況のもと、単端算名量パッケージサイズにお けるテップの占有本も上げ、平は日本区の小型化に対応 させ、国馬高板への文皇高性を低減できる。おう、田井 士を在民する遺紀型と江道及民に対応する反義に立った。 まはお常区を投票しようとするものである。また、年代 基底への実験を尽を向上させることができる無な別止型

に反射のでSOP町の小型パッケージに困難であった更 なる多ピン化も実要しようとてろものである. 100041

【は話を展決するための年段】本R明の歌舞打止要する 仏祭品は、 年間は京子の世子側の面に、 年間は京子の諸 子と写象的に結論するための内閣総子郡と、平道は忠子 の武子町の面へ正交して外部へと向く外部巨角への推定 のための外別後子型と、真足内型電子部と外型電子以と モ盗者する住成リード都とも一体とした甘泉のリードの つ。巨智基度有への実質のためのキ田からなるのは名響 そ前記法区の古リードの方式は子供に温易させ、少なく とも衣足を田からなる力量を基め一部は似及者より力器 に貫出させて立けていることを異数とするものである。 南。上記において、内督系子師と力製菓子郎とモーなと した江京のリード部の紀列を中は日息子の第子似面上に 二次元的に配列し、カガス会式モギ出ポールにて足式す SCECEDBOA (Ball Crid Arra y) タイプの推荐対比型半端は基理とすることもでき

【0005】そして、上足において、平温は象子の電子 は中語弁黒子の菓子面の一弁の辺の耳中心包裹上にそっ て配回されており、リード似は意思の様子を挟むように 対向し前記一対の辺に沿い位けられていることも共復と するものである。また、本党明のリードフレームは、故 蘇針止収率級弁禁量県のリードフレームであって、半年 体裏子の菓子と電気的に基準するための内部屋子群と、 外部団背と世紀するための外部電子書と、於記内閣電子 部と外部属予部とそ近はするは取り一ド都とモー体と レーム面から観交下る一方向側に交出させ、分向し気運・ 部院士で連邦部を介して在武する一分の内部位子部を及 秋益けており、 点つ、 も方は電子部の方例で、 は戻り一 ド部と遅なし、一体として全体を保持する外の部を設け ていることも共産とするものである。点、上足リードフ レームにおいて、内部電子部と力部電子部とそれを重ね 丁るほぼリード部とモー体とした組みを放散リードフレ 一ム部に二次元的に配列するしておよすることによりも GA (Ball Grid Array) 947080 対止数年端作な差点のリードフレームとすることもでき (8 8.

【0006】本党朝の旅游計止安丰著体以後の製造方法 は、中部作業子の電子側の部に、中級体象子の電子と見 気的に無調するための内部粒子部と、年期なま子の菓子 似の心へ区交してお思へと向くお話部はへの意味のため の外部位子供と、以記内部は子供と外部総子部とも高は、 する後属リード型とモールとした発生のリード型とモ・ 絶異技者材度を介して、数字して思けており、立つ、後 芳基度等への支生のためのキ田からなられませまと収之 複数のちリードの九型は子葉に行なった。 ルカノンテル・ル

•

尺を色からなる方式であって色の一点に変換せるのではいる。 させて低けている前点対点登する以来電の記述方法です って、少なくとも、(A)エッチングはエにて、 ギョロ タ子のオ子と名気的には見てるための内部電子 詳と、 ち 原因禁と見残するための外配投子部と、 応父内部故子部 とか乳は子乳とを選びてる方だりード記とを一年とし、 はお鮮森子郎を、世段リード战を介して、 リードフレー ム都から正文する一方向的に兵士させ、 月回し 元歳 献高 主て書具貫を介しては戻する一月の内は双子 釘をお 草豆 とを、絶論は君材度を介して、君君して立けており、且、10、17であり、且つ、もた玄潔子群の外数で、世界リート郎 と選与し、一年として全日もほれてる力や死を忘りてい ろりードフレームモガミてる工法。(8) 収定リードフ レームのガ都は千世剣でない節(新聞)に 地名 おそれ け、打ちはを金型により、共向する内閣総子武国士モル 数する連段部と双連基準に対応する位置に設けられた絶 中午と七月ちはま、リードフレームの打ちはかれた部分 が申退はま子の電子をにくるようにして、お記はを抄を 介して、リードフレーム全体を平温はま子へ原数する工 権。(C)リードフレームの力や怠を含む不复の部分を 打ち女を全型により切割身三丁る工程。 (D) 半端体盤 子の電子兵と、切断されて、キ塩は黒子へな歌された内 緊哮子型の充意感とモワイヤボンデイングしたほに、 何 雄によりが直接子型匠のみそが葉に意比させて全体を封 止する工程。(E) 数記がおに貫出した外部総子部部に 半田からなうが民意をもかねする工食。 とそさ ひことを 特殊とするものである。

[00071

【作業】本民味の程度好止至年度は名置は、上記のよう な状態に下ることにより、平年年女はパッケージサイズ し、私お昼味予算を、接続リード部を介して、リードラー30 におけるチップの占ままを上げ、申募体を使の小型化に 対応できるものとしている。かち、半年共共区の田井基 版への実象を核モ係反し、田智昌版への実象を反の例上 を可蔵としている。 かしくは、内部電子器、外部電子器 とそ一件としたな世のリード官を中毒な太子部に必要性 らっこ マガして暴走し、女兄九郎電子部に半田 からなる 外部電信部を延移させていることより、名間の小型化を 量成している。そして、上記の思からなる外部管理部 を、中華共民子節には平方な名で二大元的に配択するこ とにより、甲基甲基基の多ピン化を可量としている。 年 **思からなる力を覚察をキロボールとし、二次元的には** ガ草電響を配款した場合にはBGAタイプとなり、中 複弁基礎の多ピン化にも対応できる。また、上記におい で、中部体系子の幾子が申请はま子の幾子部の一対の辺 の基中心部員上にそって記載され、リード部は複数の減 子を終むように共向しれた一分の辺に沿い立けられてお り、成単な装置とし、量素性に悪した鉄道としている。 本党界のリードフレームは、上足のような異点に てるこ とにより、上記祭祭料止公本書名は長の製造を可能とす るものであるが、過せのリードフレームと異なのエッチ

とがてもら、本見時の世後月止至するは2年のなる大胆 は、上記リードフレームを思いて、リートフレームの丸 意識子配向でない面(右面)に絶視りを広げ、作ちはま 企製により、 万向する内部は子が向土モルスするほど思 とは連馬駅に対応すら位置に立けられた光型川とそれち はき、リードフレームの月ちはかれた飢分が本温は夏子 の菓子郎にくろようにして、お花彦華はモ介して、リー ドフレーム全はモ北部は五千へ位献し、リードフレーム の外や似を含む不多の足分を打ちばを変だにより切断的 去てることにより、内部は子との紅苺子を一体としたは、 うも少なキボルスな上に存むした。で見れの、半点は果 屋の小型化が可能な、且つ、多ピン化が可能な網線目止 製半導に基底の作品を可託としている。

100081

【実施例】本見朝の単設別止型半層作品区の実施例を以 下、四にそって放射する。四1(2)は工業を必要な計 止型半年は次次の断定点は区であり、 殴 』(6)は貫信 の森は窓である。日1中、100に無難打止空車をは 産。101は中書は豊子、102はリード点、102A 信内器双子型。102日后外景度子里。102C信贷款 10 リード部、101Aに双子房(パッド部)、103はフ イヤ、104は絶縁性常料、105に整数層、106ほ 半田(ペースト)からなるのなち低である。 本食を料紙 野野止型半延休益症は、後述するリードフレームを用い たもので、内部除干部102人、力部放子部1028モ 一体としたし干型のリード部102そ多数年間は菓子1 0.1 上に地球性着は1.0 くそ介して厚底し、息つ、力器 粒子割1028先にサ田からなるが年を低を心及む10 5 よりが貫へ交出させて立けた。パッケージを住が耳を 選件部院の面接に相当する形成打止型キモル基金であ り。回路基底へ店費される点には、半田(ペースト)を 俗称、国化して、ガジ電子終1028が外裏を特と電気 的比较双老九名。本文指的家族对此型中毒体区是位,因 1 (b) に示すように、単名の菓子101の菓子製 (A ッド部)101人は年曜年ま子の中心はしはそろれ向し て2日づつ。中心無しに取って配包をれており、リード 第102も、内部電子部102人が自記電子器(パッド 益) にねった位置に半部株式子101の面の方向に中心 すを放み対向するように収定されている。 力量を予制 ) 02日は内部電子区102人からは戻り一ド部102C を介して就れて位位し、ほぼ年本体を子の歌をまでに意 10 - た位置で半導体を千面に区次する方向に、 万歳リード 1020がし午に乗がり、力以は子見1028は七の丸 \*に位置し、年級保皇子の臣に平万な臣方内で一次元的 :紀列をしている。かち、中心はしも状みで丸のが展展 <sup>1</sup>日102日の尼列モ投けている。そして、8カビ以子 『仁蓮越させ、年田(ベースト)からならの江北岳10 ・そ朝政部105よりがおに立出させて及けている。

1. 純粋技権お104としては、100ヵmほのボリイ

と誓)も思いたが、心には、シリコンズのボリイミドリ TA)で15(日本ペークライトは気を仕)や単理化学 度复见HC52C0(医阴宫延发长金柱双臂) 苯酚酚堡 げられる。上花末花のでは、 キ田ペーストからなられば さはてあるが、この気分にキ田ボールに代えてしまい。 周、本文先のを提到止気を退在之数は、上足のように、 パッケージをなが終年を在営業の正確に発賞する。心理 的に小型化されたパッケージであるが、食み方向につい ても、私1、0mm歩以下にすることができ、足型も向 10 単に連ぶてきらものである。ま実発表においては外部を 目前も、平点年度子の電子器(パッド系)に 付いて 打に 尼八したが、中国住民子の菓子のななモニ次元的に配成 し、内部総子配と外部総子製との一体となった組みを放 4、平端は黒子の電子を制に二次元的に配表してなせて ることにより、本語は至子の、一種の多ピン化に十分ガ ETES.

【0009】 広いで、主見男のリードフレームの玄花剣 を思げ、包にもとづいて広帆する。 半天場のリードフレ 一ムは、上尺大路鉄半線は名庫に乗いられたものであ ろ。B2は支延例リードフレームの午茬Bモ京すしの で、割2中、200はリードフレッム、201に内部は 子鄉。202ほ外部第子部、203ほほ数リード部。2 0.4は記録感、2.0.5は外に感である。リードフレーム は428金(Ni42%のFe8金)からなり、リード フレームの章さは、内部電子部のある程の部でり、0.5 mm、力質粒子質のある厚皮質で O. 2mmである。内 部級子部の対向する先端部隊士を選続する選問部205 も77内(0.05mmp)に形式されており、ほどする 本書件供定もか製する無の打ちはを食型にて打ちはさし まい状治となっている。本実元何では外部位子供202 は九状であるが、これに歴史はされない。また、リード フレーレタリとして42合文を思いたがこれに発定され ない。展示さまでも高い。

[0010] 水に、上記玄奘のリードブレームの収込力 たも如を乗いて然まに改明する。 回るは本気を終リード フレームを包装した工程を示したものである。丸で、4 2 音乗 (N 1 4 2 Xのデモ音乗) からなる。声を 0. 2 MMのリードフレーム 取得 3 0 0 を印度し、低の米部モ 放身写を行い点くの片的なした(四爻(4)) 技。リー ドフレームを収300の概念に承先代のレジスト301 も虫率し、吹蝉した。 (即 3 (b))。

**よいで、リードフレーム 無 は 3 0 0 の 無差から係定のパ ナーン草を用いてレジストの糸足の武分のみに森光を行** った後、製造処理し、レジストパナーン301人をお成 した。 (D3 (c))

典レジストとてしば東京応応制式会社会のネガ製技士レ ジスト (PMERレジスト) も世用した。次いで、レジ ストパターン301人モ制(単名以来として、57~c. ド系の熱可型性方を取出以上22C(日立化成長医療)10 以300の無症からスプレイエッテングして、力力をは

の本面区が包でに示されるリートフレーニをはなした。 (23 (c)). E2 (b) OB. E2OA) - A2E おける場面はである。このは、レジストを水皿したは、 氏仲処理を取したは、 原定の配所(内部以子針分を含む 痛味)のみにまメッキを見を行った。(D)(e)) 南、上記リードフレームの普通工程においては、図 2 (b) に示すように、なた部と双尺部を形成するため、 丸配量で形成を断からのエッチング (成分) を多く行 い、反対反対からは少なのにエッチング(章目)を行っ た。また、たメッキに代え、併メッキやパラジウムメッ キでも良い。上記のリードフレームの口込方をは、)ケ の半点は久宝をは似てるために必要なリードフレーム! ケの製造方法であるが、選末は生食性の低から、リード フレール事材モエッテングの工するは、如2にボナリー ドフレームを確定機能付けした状態で作製し、上記の工 建を行う。この場合は、回2に示すの幹部205の一点 に進路する枠科(配示していない)モリードフレームの 方面に設けて延付けせなとする。

【0011】 次に、上足のようにしては衰されたリード フレームを思いた。本兄弟の常庄好止翌年は女女をの复 10 髪半高は女皇の成果を可能としたものである。 並方はの実施的を参にそって収明する。 起るは、本実施 興服経針止型や連集器高の製造工程を示すものである。 申3に示すようにしては何されたリードフレーム400 の外部電子部402年式器(意面)と対向する意思に、 ポリイミド系無理化型の絶縁性な材(ナーブ)401 (B立作成株式全世紀、HM122C) モ、400° C. 6 Kg/m' で1. 0 か糸圧率して貼りつけた (図 4(a))。この状態の年節四を容らに示す。この後月 ちはさ会型405A、405Bにて(図4(b))、月 南丁省内部港子群の先政策を認めてる選及は403と、 10 その部分の絶跡及るは(テープ)401とモガちはい た。 (数4 (c))

大いて、外や月ちはとお上び丘を黒土豆(06人、40 6 日モ泉い、外わ貫404を含む不変の配分を切り起す (図4 (d)) と監察に、純単性単以404を介して中 神体展子407上にリード番408の急圧者を行った。 (B4 (e))

尚。この数4(d)に示す。ほぼリードと基础してリー ドフレーム金件を支えているのだちとりょそなび不宜の 部分を切り取しは、智力対応した社に行っても良い。こ 10 の場合には、送水の草屋リードフレームを尽いたQFP パッケージ等のようにダムバー (B示していない) モゴ けると思い。リードは410モキ華は菓子411へ存在 した後、ワイヤー414により、ロボロス子のステ(パ TF) 411ACU-FB4100MIEF410AC を意気的に延禁した。(B4(1)) その後。所定の全型を吊い、エポキシネの管理415で リード部410の外部は子部4108のみも反比をせ て、全体を対止した。(四4(g)) ここでは、背景のを製(日示していない)を思いたが

死之の節(外部電子節)を見しが在れ止てまれば、シェ しもを繋ばる甚としない。次いで、食出されている方式 ロ子郎410日上に年田ペーストモスクリーン印制によ り無布し、半田(ペースト)からならの民職権も16を 作品し、本見明の製設力入止型単直作品度を作品した。 (B4 (h))

t

母。平田からなる方郎を様く16の作者は、スクリーン 印製に発定されるものではなく、 リフローまたはポッチ イング等でも、医科品氏と半端は名はとの月末に七葉な 果の年田が持られれば良い。

#### [0012]

【発明の記录】 本発明は、上記のように、更なられほ打 止型年温は京都の高泉市化、高田総化が求められる状況 のもと、甲硝共気量パッケージサイズにおけるテップの 古有型モ上げ。 半端弁単型の小型化に対応させ、 DSA基 低への実な面符を症状できる。如ち、回算基底への実法 花底を向上させることができる油井盆屋の技術を可能と したものであり、保険に従来のTSOP年の小型パッケ ージに個賞であった更なる多ピン化を実現した試作対比

#### 【四面の原準な故郷】

【図1】実施例の複雑別入型を選件を建め数数が面像及 び三郎に以口

【日2】天英帆のリードフレームの年節日

【母3】 大気候のリードフレームの叙述工芸部

【町4】大抵灯の部部計止型キ場体監視の製造工製団

【印5】 大箱町のリードフレームに赴及せ着材を辿りつ けた状態の平面団

#### 1 2 8 0 3 MI


301


. . . .


(MANNAM)	•
100	医四对止型牛菜 体放置
1 0 1	. 年福作象子
1014	菓子部 (パッド部)
1 0 2	ソード書
1 0 2 A	· 内型电子器
1 0 2 B	外部电子部
102C	がボリード部
103	ワイヤ
104	<b>格里拉希科</b>
105	. MAR
106	半田(ベースト) からなるおお
<b>克括</b>	
200	リードフレーム
2 0 1	内侧椎干部
2 0 2	力 郭城平 部
2 0 3	ひたリード島
204	200
20.2	nes
300	リードフレーム 早 叔


レジスト

. ... . . . . . . .









#### Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### [TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

#### [CLAIMS]

5

15

20

- A resin encapsulated semiconductor device
   comprising:
  - a semiconductor chip;
  - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
    adhesive interposed between the semiconductor chip and the
    leads, each of the leads including integral portions, that
    is, an inner terminal portion adapted to be electrically
    connected to an associated one of terminals of the
    semiconductor chip, an outer terminal portion extending
    outwardly in a direction orthogonal to the terminal-end
    surface of the semiconductor chip and adapted to be
    connected to an external circuit, and a connecting lead
    portion adapted to connect the inner and outer terminal
    portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

e de elemento de la comp

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip, and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

20

5

10

## [DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

#### 10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

: . . . . . .

10

5

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Commence

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### (FUNCTIONS)

5

10

15

20

25

. ......

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing Thus, the semiconductor device has a simple lead sets. structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 10

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

#### (EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the resim the reference numeral 100 denotes encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

.10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated to the illustrated device according semiconductor embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

5

10

15

20

25

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distribuits with the street was a way to

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

····

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

#### [EFFECTS OF THE INVENTION]

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

the first property of the